When do you use a block statement in a VHDL design and when do you not? -


i come sw world , i've started create fpga designs in vhdl. i've read block concurrent statement , principal uses organize architecture grouping concurrent code , guard signals, not recommendable.

but 1 of many possibilities in order implement same functionality. instance, i've been implemented crc frame checker vhdl function. has 1 bit value input, , return register cumulative crc value of bit inputs.

i think same functionality can implemented block. best option resource utilization? when use block , when not? best case implement block?

thanks,


Comments

Popular posts from this blog

aws api gateway - SerializationException in posting new Records via Dynamodb Proxy Service in API -

asp.net - Problems sending emails from forum -